Requirements:5 to 8 year experience in DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing)Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification methodologies and C++Strong debug skills and experience ...
